SEP 0 6 2006

CUSTOMER NO. 23494

ATTORNEY DOCKET NO. P103-US

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

In re the application of: Richards

Serial Number: 10/607,687

Filed: October 4, 2005

Attorney Docket No.: P103-US

Group Art Unit: 2677

Examiner: Shapiro, Leonid

Filed:

October 4, 2005

Title: PREVENTION OF CHARGE ACCUMULATION IN MICROMIRROR DEVICES
THROUGH BIAS INVERSION

DECLARATION UNDER 37 C.F.R. §1.131

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

As below named inventors of the subject matter for which a United States Letters Patent is currently sought on the invention as identified above, I, Peter Richards, declare that:

- 1. I am the inventor of the claimed subject matter of the above-identified patent application; and
- 2. Prior to June 8, 2001 (the earliest effective filing date of the Markis reference US 6,724,379). I fully conceived the idea of a method of operating a micromirror device that comprises a movable mirror plate and an electrode formed on a substrate for driving the mirror plate, the method comprising: applying a first voltage to the mirror plate and a second voltage to the electrode such that voltage difference between the mirror plate and the electrode drives the mirror plate to rotate relative to the substrate; and applying a third voltage to the mirror plate, and a fourth voltage to the electrode such that the voltage difference between the mirror plate and the electrode drives the mirror plate to rotate

ATTORNEY DOCKET NO. P103-US

relative to the substrate, wherein difference between the third voltage and the fourth voltage has an opposite polarity to that between the first voltage and the second voltage.

For reducing the above idea into actual practice, a specific printed circuit board (PCB-000102 v1.00) was designed by me, Peter Richards; and fabricated by Hunter Technology. As shown in the attached Exhibit A of a copy of the purchase order, the printed circuit board described as: "PCB fabrication, PCB-000102 v1.00" was ordered on February 23, 2000. The purchase order was entered by the vendor on March 6, 2000.

Exhibit B shows a schematic diagram of the PCB-000102 v1.00 circuit board which performs functions including the invention as described in claim 1 in the above identified patent application. As highlighted in the first page of Exhibit B, an ordinary person skilled in the art will appreciate that signals LV_VBIAS, LV_VBORDER, BIAS_H-, BIAS_L, BIAS_OFFH, and BIAS_OFFL are designed to control the bias voltage as set forth in claim 1 of the above identified patent application. An exploded view of the schematic diagram in page one of Exhibition B is illustrated in page 2.

As can be seen in page 1 of Exhibition B, Xilinx XCV50-BG256 chip has designated IO signals of BIAS_H-, BIAS_L, BIAS_OFFH, and BIAS_L for controlling the bias voltage as set forth in claim 1 of the above identified patent application. The logic diagram showing the bias voltage drivers implemented in the system as shown in page 1 and page 2 is schematically illustrated in page 3 of Exhibit B. The portions of the Exhibit B highlighted in yellow make clear to one ordinary skilled in the art that the applicant was in possession of the invention.

A particular example of how micromirror device receive four voltages wherein difference between the third voltage and the fourth voltage has an opposite polarity to that between the first voltage and the second voltage can be read from Exhibit B. Specifically, the display controller FPGA (U7A on page 2 of Exhibit B) drives four logic-level signals (BIAS_H-, BIAS_L, BIAS_OFFH, BIAS_OFFL).

The HV multiplexer circuitry on page 3 of Exhibit B, allows one of four voltages to be selected and applied to LV_BIAS, as illustrated by the following truth table.

BIAS_H-	BIAS_L	BIAS_OFFH	BIAS_OFFL	LV_BIAS
1	0	0	0	Not driven
0	0	0	0	Driven to VB+

Page 2 of 5

ATTORNEY DOCKET NO. P103-US

1	1	0	0	Driven to VB-
1	0 .	1	0	Driven to VDDE
1	0	0	1	Driven to GND

It is noted that in normal operation a jumper connects pins 1 and 2 of J14, connecting the 'BIAS' signal to 'LV_BIAS' which is connected directly to the MEMS micromirror plates.

In the context of this application, we may only consider the 'Driven to VB+' and 'Driven to VB-' states in the table above. Clearly this circuit is capable of driving either VB+ or VB- to the mirror plates.

The attached notebook pages, Exhibit D, dated 9/7/1999, contain a precursor to this circuit, showing the VB+ and VB- branches that are relevant to this application. The drawn schematic clearly indicates that VB+ may be "+50V" and VB- may be "-50V".

In the context of claim 1 in the application, VB+ (+50V) is the 'first voltage' and VB- (-50V) is the 'third voltage'. These are the voltages applied globally to all of the mirror plates of the spatial light modulator array.

To actuate the pixels of the spatial light modulator, voltages must also be provided by the array of control electrodes as is established in the prior art. If, as is well known in the prior art, the control electrodes are implemented using an ordinary CMOS SRAM or DRAM cell array, the electrode array voltages will be 0V (logic 0) or VDD (logic 1), depending on on the image data loaded into the array. For commonly used, widely available standard CMOS logic processes at the time of the invention, VDD was typically +5V or +3.3V.

The electrode voltage states 0V and VDD correspond to the 'second voltage' and 'fourth voltage,' respectively, in claim 1 of the application. Depending on the image data and the state of the rbuf inv signal in the FPGA, the following states are possible:

BIAS_{H-	LV_BIAS	Image pixel	rbuf_inv	Pixel	Pixel
,L,OFFH,OFFL}		data		electrode state	actuation
		(rbuf_din[n])		rbuf_dinv	state
0000	VB+	0	1	1 (VDD)	off
0000	VB+	1	1	0 (GND)	on
1100	VB-	0	0	0 (GND)	on
1100	VB-	1	0	1 (VDD)	off

ATTORNEY DOCKET NO. P103-US

As also noted in previous disclosures, a large absolute difference between LV BIAS and the pixel electrode state results in the pixel moving to the ON state.

In the first two lines, |VB+ - 0V| (line 2) is greater than |VB+ - VDD| (line 1); the second line corresponds to the rotated state as described in claim 1. The smaller voltage difference in the first line is insufficient to rotate the mirror.

Likewise, in the third and fourth lines, |VB--VDD| is greater than |VB--GND|; the third line thus corresponds to the rotated state as described in claim 1. The smaller voltage difference in the fourth line is insufficient to rotate the mirror.

In an exemplary implementation, program codes associated with the system in page 1, page 2, and page 3 are attached herewith as Exhibit C. The program codes were dated (accomplished) by May 11, 2000. These program codes implemented functions for controlling the bias voltages through parameters of bias_h, bias_l, bias_offl, and bias_offh, as shown on page 4; and the logic expression of "wire [63:0] rbuf dinv=rbuf inv?~rbif din: rbuf_din" on page 7 of Exhibit C.

Applicant believes that Exhibits A, B, and C each describe a definite and permanent idea of the complete and operative invention as set forth in claim 1 of the above identified patent application. It is also believed that, if presented to one ordinary skilled in the art, the information set forth in the attached exhibits, combined with background knowledge in the art would allow one of ordinary skill in the art to proceed to actually reduce the conceived invention into practice make and use the invention set forth in the claims pending in the above-identified patent application, without having to supply an unobvious contribution.

Though the pages containing the diagrams in Exhibit B and program codes in Exhibit C are unsigned (Reflectivity was a very small company at that time and did not always follow "best practices" for laboratory notebooks or records), each page in Exhibit B has an electronic date – the date when the diagram in that page was last modified. The header of the program codes as shown in Exhibit C has an electronic signature containing the date when the program codes were finished.

. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the

ATTORNEY DOCKET NO. P103-US

like so made are punishable by fine or imprisonment, or by both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor: PETER, RICHARDS

Inventor's signature:

Date: 8/30/06

Citizenship: U.S.A.

Residence and P.O. Address: 994 Carolina Street

San Francisco, CA 94107



Exhibit A

Reflectivity, Inc. 3910 Freedom Circle, Suite 103

Purchase Order No. PR004012

3910 Freedom Circle, Suite 103 Santa Clara, CA 95054 (408) 970 - 8881 fax (408) 970 - 8840

		•	PURUM	43E U	IKUEK	=
Ver	ndor ————	Shi	p To			
Name	Hunter Technology	Name	Reflectivity, Inc.			`
	3305 Kifer Rd	Address	3910 Freedom Circ	de Suite 10	13	
	Santa Clara, CA 95051	City	Santa Clara	St CA	ZIP 95054	
Phone	800 570 8946	Phone	(408) 970 - 8881	U. <u>U.</u>	20004	
Fax	408 736 1908		1.00/010 0001			
		/ /(

10 ea PCB fabrication, PCB-000102 v1.00 \$1,850 1 NRE \$160.00 \$160.00 \$100.00		400 730	1908		
PCB fabrication, PCB-000102 v1.00 \$185.00 \$1,850		Units		Unit Price	TOTAL
Test Fixture PCB fabrication, PCB-000102 v1.00 10 day turn Note: do not proceed w/ fab of second lot until authorization from Reflectivity Hunter Tech contact: David Manley 408 328 9707 Payment Details O Check O Cash Account No. O Credit Card Name CC # Exp Date S100.00 \$100.00 \$100.00 \$300.00 \$300.00 \$300.00 \$300.00 \$34.00 \$1,700.00 \$34.100 \$4.110 \$4.110 \$4.110.00 \$5300.00 \$100.00 \$300.0	10	ea		\$185.00	\$1,850.00
Fixture Fixture \$100.00 \$300			1 · · · · · - ·	\$160.00	\$160.00
PCB fabrication, PCB-000102 v1.00 10 day turn Note: do not proceed w/ fab of second lot until authorization from Reflectivity Hunter Tech contact: David Manley 408 328 9707 Payment Details O Check O Cash O Account No. O Credit Card Name CC # Exp Date S34.00 \$34.00 \$34.10 \$4,110.00 \$34.110 \$4,110.00 \$34.00 \$34.00 \$34.00 \$34.00 \$34.00 \$34.10 \$4,110.00 \$34.110	1		1		\$100.00
Note: do not proceed w/ fab of second lot until authorization from Reflectivity Hunter Tech contact: David Manley 408 328 9707 Payment Details O Check O Cash	1		Fixture	\$300.00	\$300.00
Authorization from Reflectivity Hunter Tech contact: David Manley 408 328 9707 Payment Details O Check O Cash Account No. O Credit Card Name CC # Exp Date SubTotal Shipping & Handling Taxes State TOTAL \$4,110.0	50	ea		\$34.00	\$1,700.00
Payment Details O Check O Cash Account No. O Credit Card Name CC # Exp Date SubTotal Shipping & Handling Taxes State Total \$4,110			Note: do not proceed w/ fab of second lot until authorization from Reflectivity		
C Credit Card Name CC # Exp Date Shipping & Handling Taxes State Total \$4,110.0			Hunter Tech contact: David Manley 408 328 9707		
C Cash Account No. C Credit Card Name CC # Exp Date Taxes State Total \$4,110.6		Paymei	nt Details ————————————————————————————————————		\$4,110.00
Account No. O Credit Card Name CC # Exp Date	- (0	Check	ping at hairdisty	
Name CC # Exp Date		Ō	1 (2762)	State	•
CC # Exp Date		•	Credit Card	TOTAL	\$4,110.00
Exp Date		Name		-	
		CC#	Eva Data		
Shipping Date	_				
		Snipping	Date -		

Sales Rep	
Ship Via	
	<u> </u>



Invoice No 0000012335

Customer 001435

Bill to:

REFLECTIVITY, INC ATTN ACCOUNTS PAYABLE 3910 FREEDOM CIRCLE SUITE # 103 SANTA CLARA CA 95054 Sold to:

REFLECTIVITY, INC ATTN ACCOUNTS PAYABLE 3910 FREEDOM CIRCLE SUITE # 103 SANTA CLARA CA 95054

Phone (408) 970-8881

Customer PO Number		Invoice Date		Terms FOB			Ship Via	
PRO	004012	112 02/23/2000 C.O.D. OUR PLANT		R PLANT	WILL CALL	Salesperson OPM		
tem		Part / Rev / De	scription / De	tails	Quantity	Unit Price		
						Sint Fixe	Discount	Extended Price
000001	PCB-000102		Rev NS	U/M EA	10.00	185.00000	0.00	1 950 00
000011	PCB FABRI		P.m.					1,850.00
	LOCAL SALES TAX Rev Sales Tax to SANTA CLARA SALES TAX for Line Item No 000001. Calculated at 8.250 percent of the extended price as of 02/24/2000.			or Line Item the extended	.1.00	152.63000	0.00	152.63
000003	NRE	HARGE - FAB	Rev 00	U/M EA	1.00	160.00000	0.00	160.00
000021	LOCAL SALE	S TAX	Rev		1.00	13,20000	0.00	
	Sales Tax to \$ No 000003. C price as of 02	SANTA CLARA S. alculated at 8.250 224/2000.	ALES TAX for percent of the	r Line Item he extended			0.00	13.20
.000004	TEST - FAB		Rev	U/M EA	1.00	100.00000	0.00	100.00
	LOCAL SALES		Rev		1.00	8.25000	0.00	8.25
1.	No 000004. Ca price as of 02/	ANTA CLARA SA alculated at 8.250 24/2000.	NLES TAX for percent of th	Line Item e extended		4		
	IXTURE		Rev	U/M EA	1.00	300.00000	0.00	
!	FIXTURE - FA						0.00	300.00
1.	OCAL SALES		Rev		1.00	24.75000	0.00	24.75
1 7	sales Tax to S/ No 000005, Cal price as of 02/2	ANTA CLARA SAI Iculated at 8.250 24/2000.	LES TAX for percent of the	Line Item extended		ENTER	EL	24.73
						WAR DE 2	000	Ì



Customer No 001435 Sales Order Shipper

Ship to : REFLECTIVITY, INC 3910 FREEDOM CIRCLE SUITE # 103 SANTA CLARA, CA 95054

Sold to: REFLECTIVITY, INC
ATTN ACCOUNTS PAYABLE
3910 FREEDOM CIRCLE
SUITE # 103
SANTA CLARA, CA 95054

COD Shipment!

					COD	ambinent	, L	•			
Ship Da	ite	Customer PO	Sales Order	# of Boxes	Weight	Ship VIA		Bill of	Lading	1 -	FOB
02/23/20	000	PR004012	007650-00	1	.0000	WILL CALL				OUR PLANT	
Item		Part / Rev / Descri	ption / Details				Ordi	er Quantity		Ship Quantity	
000001	PCB-00010 PCB FA	02 ABRICATION	į	U/M EA	SO Item	1		10.00			10.00
	•										
									Parts		
)					·						

CUSTOMER COPY

Page# 1



Bill to:

REFLECTIVITY, INC ATTN ACCOUNTS PAYABLE 3910 FREEDOM CIRCLE SUITE # 103 SANTA CLARA CA 95054 Invoice No 0000012335

Customer 001435

Sold to:

REFLECTIVITY, INC ATTN ACCOUNTS PAYABLE 3910 FREEDOM CIRCLE SUITE # 103 SANTA CLARA CA 95054

Phone (408) 970-8881

	r PO Number	idina ida		FOB	Ship Vla	Salesperson			
PF	PR004012 02/23/200			C.O.D.	OUF	RPLANT	WILL CALL	DPM	
Item	Part / Rev / Description / Details			ails	Quantity	Unit Price	Discount	Extended Price	
000001	PCB-00010		Rev NS	U/M EA	10.00	185.00000	0.00	1,850.00	
000011	LOCAL SAL	ES TAX SANTA CLARA S Calculated at 8,25	Rev SALES TAX fo 50 percent of t	or Line Item he extended	1.00	152.63000	0.00	152.63	
000003	NRE	CHARGE - FAB	Rev 00	UMIEA	1.00	160.00000	0.00	160.00	
000021	LOCAL SAL		Rev		1.00	13.20000	0.00	13.20	

Hunter Technology 03/01/2000

Bill #12335


3(16/2000

2,608.83


Cash - Silicon Valley Chec Inv# 12335, PO# PR004012


2,608.83

125888 (8/99)



PAGE 13/30 * RCVD AT 9/6/2006 11:20:56 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/3 * DNIS:2738300 * C8ID:14085212060 * DURATION (mm-ss):15-50





EXHIDIT

```
/* .
lv_engine.v
2000 Reflectivity, Inc. CONFIDENTIAL
$Id: lv engine.v,v 1.10 2000/05/11 01:12:37 cvs Exp $
Manages interface to LV, timing of events on LV bus, and keeps
LEDs and bias in sync with the operations happening in the LV.
`include "b2.vh"
module lv_engine(
  reset, clk,
  queue_empty, queue_pull, lvq_x, lv_queue_dout, lv_flags,
  lv reset n, lv_wide, lv_cmd, lv_oe, lv_doe_n, lv_dout, lv_din,
  led r, led_g, led_b, led_x,
  bias h, bias_l, bias_offh, bias_offl
input reset;
input clk;
input queue_empty;
output queue_pull;
output [5:0] lvq_x;
input [31:0] lv queue_dout;
input [7:0] lv_flags;
output lv_reset_n;
output ly wide;
output [1:0] lv_cmd;
output lv oe;
output [31:0] lv_doe_n;
output [31:0] lv dout;
input [31:0] lv_din;
output led_r;
output led g;
output led_b;
output led x;
output bias h;
output bias_1;
output bias_offh;
output bias_offl;
// Update rate timer
// The LV controller's responsibility is to issue row writes
// to the actual lightvalve based on the data and commands that
// appear in the LV queue.
// Each data+command in the queue specifies a delay count; the LV
// controller times the operations on the LV bus operations such
// that the current row update and the next row update are spaced
// apart by this delay value.
//
wire [15:0] lv_rate = 16'd52; // XXX hardcoded for now
reg [15:0] ly timer;
reg lv_timer_last;
always @(posedge clk or posedge reset) begin
  if (reset) begin
    lv_timer <= 0;</pre>
    lv timer last <= 1;</pre>
```

```
end
  else begin
   '// to reduce combinational delay for logic that depends on
    // lv_timer state, generate registered
    // version of flag indicating that lv_timer == 0
    if ( (lv_timer == 1)
         (lv timer == 0) && queue empty )
       // lv_timer is going to be 0 on next cycle
      lv_timer_last <= 1;</pre>
    else
      lv_timer_last <= 0;</pre>
    if (lv timer != 0) begin
      // timer is active, let it count down
      lv_timer <= lv_timer - 1;</pre>
    end
    else begin // lv timer == 0
      // timer has expired, trigger next update and
      // restart the timer, *if* there's something
      // waiting in the queue. Otherwise wait until
      // a row is ready in the queue so we have a valid
       // reload value for the timer.
      if ( ! queue_empty ) begin
        // reload
        lv_timer <= lv_rate; // XXX select based on flags</pre>
      end
    end
  end
end
// Queue fetch address
// Whenever the timer has expired, a new update operation
// begins (assuming the queue is non-empty!). Fetch
// the appropriate LV bus word from the queue.
// Currently the queue is arranged such that
// addresses 00-1f contain the 32 words of pixel data, and the
// command word containing the write_row command is stored
// in address 20.
//
reg [5:0] lvq_x;
wire lvq_x_last = lvq_x == 'h20;
wire lv_trigger = lv_timer_last && !queue_empty;
wire queue_pull = lvq_x_last;
always @(posedge clk or posedge reset) begin
  if (reset) begin
    lvq_x <= 'h30; // start off in kludgy initialization state</pre>
  end
  else begin
    if ( (lvq_x != 0) || lv_trigger ) begin
      lvq_x \leftarrow lvq_x last ? 0 : (lvq_x + 1);
    end
  end
end
////
// LV control signals
// pipelined to match delay from lvq x -> lvq output -> i/o flop
reg [1:0] cmd;
reg oe; // control signal enabling LV to drive bus
reg doe; // control signal enabling *our* bus drivers
reg [7:0] save_flags;
always @(posedge clk or posedge reset) begin
  if (reset) begin
    cmd <= `LVCMD_IDLE;</pre>
    oe <= 0;
```

```
.doe <= 0;
    save_flags <= 0;</pre>
  end
  else begin
    if \{ lvq_x == 0 \} begin
       if ( !Iv_trigger ) begin
         // lv_trigger is false; no data is available, lvq_x is
         // going to stay at 0 next cycle, and we should idle
         cmd <= `LVCMD IDLB;
      end
       else begin // lv_trigger
         // update operation is beginning. lvq_x is currently 0
         // and the corresponding data will appear on lv_queue_dout
// next cycle; set cmd to LVCMD_DATA to match
         cmd <= `LVCMD_DATA;</pre>
      end
    end // lvq_x == 0
    else if ( lvq_x <= 'hlf ) begin
      // data cycle
      cmd <= `LVCMD_DATA;</pre>
    end
    else if ( lvq_x == 'h20 ) begin
      // write_row command at end of cycle
       cmd <= `LVCMD_CTRL;</pre>
      save_flags <= lv_flags;</pre>
    end
    // hack to write config reg on initialization
    else if ( lvq_x == 'h3e ) begin
  cmd <= `LVCMD_CTRL;</pre>
    end
    else if ( lvq_x == 'h3f ) begin
      cmd <= `LVCMD CDATA;
    else begin
      cmd <= `LVCMD IDLE;</pre>
    end
    oe <= 0; // LV is write-only unless we're testing it...
    doe <= 1; // ...we always own the bus
  end
end
// LV IOB logic
wire lv_reset_n = !reset; // XXX need to do real initialization
wire lv_wide = 0;
reg [1:0] lv_cmd;
reg lv_oe;
wire [\overline{3}1:0] lv din;
reg [31:0] lv_dout;
reg [31:0] lv_doe_n;
always @(posedge clk or posedge reset) begin
  if (reset) begin
    lv_cmd <= `LVCMD_IDLE;</pre>
    lv_oe <= 0;
    lv dout <= 0;
    lv_doe_n <= ~32'b0;
  end
  else begin
    lv_cmd <= cmd;</pre>
    lv oe <= oe;
    lv_dout <= lv_queue_dout;</pre>
    lv_doe_n <= doe ? 32'b0 : ~32'b0;
  end
end
1111
```

```
:// Lightvalve initialization parameters
 wire b2_config_dr = 0;
 wire b2_config_dl = 0;
 wire b2_config_db = 0;
 wire b2_config_dt = 0;
 wire b2_config_rbt = 1;
 wire [2:0] b2 config wbc = 3'b011;
 wire [2:0] b2_config_wwc = 3'b011;
 wire [3:0] b2_config_rbc = 4'b0111;
 wire b2_config_rsc = 1;
 wire b2_config = {
   16'b0,
   b2 config rsc, b2 config rbc,
   b2_config_wwc, b2_config_wbc,
   b2_config_rbt,
   b2_config_dt, b2_config_db,
   b2_config_dl, b2_config_dr
 };
 // dummy led and bias control for now
 // synchronize led/bias update to actual timing of write event
 // in lightvalve
 // delay is 4 cycles + wait states from write_row command. Add 2 for // latency from flag_trig to actual pins, minus 1 because SRL delay element
 // gives you n+1 cycles of delay...adds up to the formula below for
 // delay_count
 wire flag trig = lvq x == 'h20;
 wire flag_trig_delayed;
 wire [3:0] delay_count = 4'd4 + b2_config_wbc + b2_config_wwc + 1;
 prim_srll6e flag_trig_delay(
   .clk( clk ), .ce( 1'b1 ), .a( delay_count ),
   .d( flag_trig ), .q( flag_trig_delayed )
 );
 reg led_r;
 req led q;
 reg led_b;
 reg led x;
reg bias h;
 reg bias_1;
 reg bias offh;
reg bias_offl;
 always @(posedge clk or posedge reset) begin
   if (reset) begin
     led_r <= 0; led_g <= 0; led_b <= 0; led_x <= 0;</pre>
     bias h <= 0; bias l <= 0; bias_offh <= 0; bias_offl <= 0;
   end
   else begin
     if (flag_trig_delayed) begin
       case (save_flags[1:0]) // LEDs
         0: begin
           led_r <= 1; led g <= 0; led b <= 0; led_x <= 0;</pre>
         end
         1: begin
           led_r <= 0; led_g <= 1; led_b <= 0; led_x <= 0;</pre>
         end
         2: begin
           led_r <= 0; led_g <= 0; led_b <= 1; led_x <= 0;</pre>
         end
         3: begin
```

```
'led_r <= 0; led_g <= 0; led_b <= 0; led_x <= 0;
       end
     endcáse
      case (save_flags[3:2]) // bias
        0: begin
         bias_h <= 1; bias_l <= 0; bias_offh <= 0; bias_offl <= 0;
       1: begin
         bias_h <= 0; bias_l <= 0; bias_offh <= 0; bias_offl <= 1;
        end
        2: begin
         bias_h <= 0; bias_l <= 1; bias_offh <= 0; bias_offl <= 0;</pre>
        3: begin
         bias_h <= 0; bias_l <= 0; bias_offh <= 1; bias_offl <= 0;
      endcase
   end
 end
end
endmodule
```

```
'/÷
ly_queue.v
2000 Reflectivity, Inc. CONFIDENTIAL
$Id: lv queue.v,v 1.5 2000/05/11 01:12:37 cvs Exp $
Manages queue of data and commands to lightvalve
`include "b2.vh"
module lv_queue(
  reset, lv_clk, fb_clk,
  pwm_ready, pwm_ack,
  pwm b, pwm y, pwm pe, pwm po, pwm flags,
  read_req_set, read_ready,
  read_b, read_y, read_pe, read_po, read_tag,
  rbuf din, rbuf valid, rbuf_complete, rbuf_tag, rbuf_x,
  lv_queue_empty, lv_queue_pull, lvq_x, lv_queue_dout, lv_flags
);
input reset;
input lv_clk;
input fb clk;
input pwm ready;
output pwm_ack;
input pwm_b;
input [11:0] pwm_y;
input [5:0] pwm_pe;
input [5:0] pwm_po;
input [7:0] pwm_flags;
output read req set;
input read ready;
output read b;
output [11:\overline{0}] read_y;
output [5:0] read_pe;
output [5:0] read_po;
output [3:0] read_tag;
input [63:0] rbuf_din;
input rbuf valid;
input rbuf_complete;
input [3:0] rbuf_tag;
input [5:0] rbuf_x;
output lv_queue_empty;
input lv_queue_pull;
input [5:0] lvq_x;
output [31:0] lv_queue_dout;
output [7:0] lv_flags;
// post requests to sdram interface as prompted by the pwm controller
//
reg read_req_set;
reg read ready1;
wire read ack = read ready && !read_readyl;
wire pwm_ack = read_ack;
wire read_b = pwm_b;
wire [11:\overline{0}] read \overline{y} = pwm_y;
wire [5:0] read_pe = pwm_pe;
wire [5:0] read_po = pwm_po;
```

```
wire [3:0] read_tag;
wire ly queue_full;
always @(posedge lv_clk or posedge reset) begin
  if (reset) begin
    read_req_set <= 0;</pre>
    read_ready1 <= 1;</pre>
  end
  else begin
    read_ready1 <= read_ready;</pre>
    read_req_set <= read_ready && pwm_ready && !lv_queue_full && !read_req_set;
end
1111
// keep track of queue state
// queue head:
     location from which next queue element will be pulled
     this location may or may not contain valid data...it's
     not ready unless queue_fill != queue_head
//
// queue_tail:
     location of next empty queue slot. In the queue-full
//
     condition points to the head of the queue, where the next
//
//
     item will go as soon as that slot becomes available
//
// queue_fill:
     location of queue slot currently being filled. Different
     from queue_tail in that queue_tail is bumped when a slot *begins*
     to get filled, and queue_tail is bumped when a slot is *finished* being
//
     filled. (ok, *almost* finished...bumped when frame buffer read is
//
     acknowledged, at which point there are still a few clock cycles
II
     to go...resort to extra flag to keep track of this boundary case)
//
//
reg [2:0] queue_head;
reg [2:0] queue_tail;
reg [2:0] queue_fill;
assign read_tag = { 1'b0, queue_fill };
wire [2:0] queue_almost_full_sub = queue_head - queue_tail;
wire queue_almost_full = queue_almost_full_sub == 1;
wire [2:0] queue_almost_empty_sub = queue_fill - queue_head;
wire queue almost_empty = queue_almost_empty_sub == 1;
reg queue_full;
reg queue_empty_flag;
wire queue empty;
wire queue pull = lv_queue_pull;
wire lv_queue_empty = queue_empty;
assign lv queue full = queue_full;
always @ (posedge lv_clk or posedge reset) begin
  if (reset) begin
    queue_head <= 0;
    queue_tail <= 0;
queue_fill <= 0;</pre>
    queue full <= 0;
    queue_empty_flag <= 1;
  end
  else begin
    if (read_req_set) begin
      queue_tail <= queue_tail + 1;
    if (read ack) begin
      queue_fill <= queue_tail;
    if (queue_pull) begin
      queue_head <= queue_head + 1;
```

14085212060 From: Gregory Muir

```
end
 " - If' ( queue almost full && read req_set && !queue_pull ) begin
       queue full <= 1;
     end
     else if ( !read_req_set && queue_pull ) begin
       queue_full <= 0;
     if ( queue_almost_empty && queue_pull && !read_ack ) begin .
      queue_empty_flag <= 1;
     else if ( !queue_pull && read_ack ) begin
       queue empty flag <= 0;
  end
end
// kludgy flag to keep track of the fact that a read request has
// been acknowledged (and a new one can be issued) but the actual data
 // hasn't all been delivered yet...
// queue_last_busy indicates that, if (queue_fill - queue_head) == 1,
// the one item in the queue isn't quite ready yet, and the queue should
// temporarily be considered 'empty' to avoid reading the data prematurely
reg queue_last_busy;
assign queue empty = queue empty flag | (queue almost_empty && queue_last_busy);
always @(posedge lv_clk or posedge reset or posedge rbuf_complete) begin
  if (reset)
     queue_last_busy <= 0;
  else if (rbuf_complete)
  queue_last_busy <= 0; // async reset</pre>
  else if (read ack)
     queue last busy <= 1;
// Remember the row index associated with request in progress
reg [11:0] rbuf_y;
always @{posedge lv_clk or posedge reset) begin
  if (reset) begin
    rbuf_y <= 0;
  end
  else begin
    if ( read ack ) rbuf_y <= read_y;
  end
end
// Stuff queue with (usually) pixel data or (sometimes) a
// command word
wire rbuf inv = 0;
wire [63:0] rbuf_dinv = rbuf_inv ? -rbuf_din : rbuf_din;
wire [63:0] rbuf_d =
  rbuf_complete ? { rbuf_dinv[63:32], `LVREG_WRITE_ROW, 16'b0, rbuf_y }
                 : rbuf_dinv ;
1111
// Buffer
// accept frame buffer data (up to 8 rows) from the sdram controller
// and store in preparation to send out the lv bus
wire [7:0] lvq_w_addr = { rbuf_tag(2:0), rbuf_x[4:0] };
wire lvq_we = rbuf_valid || rbuf_complete;
wire [8:0] lvq r addr = { queue_head, lvq_x };
```

```
'lv_data_buf lv_data_buf (
    .reset( reset ), Twclk( fb_clk ),
  " we ('lvq_we ), .waddr( lvq_w_addr ), .d( rbuf_d ),
    .rclk(lv clk), .raddr(lvq_r_addr), .q(lv_queue_dout)
 ):
 1111
  // Flag buffer
  // remember auxiliary info associated with each row
  lv_flag_buf lv_flag_buf (
    .reset( reset ), .wclk( lv_clk ),
    .we( read_ack ), .waddr( {1'b0, queue_fill} ), .d( pwm_flags ),
.rclk( lv_clk ), .raddr( {1'b0, queue_head} ), .q( lv_flags )
  ):
 endmodule
 // lv_data_buf
 //
 // actual RAM buffer portion of the LV queue, stores up to
  // 8 rows of image bits.
  // Also holds command words so we can avoid putting any muxes
  // in the RAM->IOB path
 module lv_data_buf (
    reset, wclk,
    we, waddr, d,
    rclk, raddr, q
  input reset;
  input wclk;
 input we;
  input [7:0] waddr;
  input [63:0] d;
  input rclk;
  input [8:0] raddr;
  output [31:0] q;
 // split input data into even/odd halves
 wire [31:0] de =
    { d[62], d(60], d[58], d[56],
      d[54], d[52], d[50], d[48],
      d[46], d[44], d[42], d[40],
d[38], d[36], d[34], d[32],
d[30], d[28], d[26], d[24],
      d[22], d[20], d[18], d[16],
      d[14], d[12], d[10], d[8],
d[6], d[4], d[2], d[0]);
 wire [31:0] do =
    { d[63], d[61], d[59], d[57], d[55], d[55], d[51], d[49], d[47], d[45], d[43], d[41],
      d[39], d[37], d[35], d[33],
      d[31], d[29], d[27], d[25],
d[23], d[21], d[19], d[17],
d[15], d[13], d[11], d[ 9],
      d[7], d[5], d[3], d[1]);
 wire [15:0] qe;
 wire [15:0] qo;
 // initialization hack
 // stuff words for the CONFIG register write into
  // the queue on startup
```

```
reg [1:0] qinit_state;
reg [8:0] raddr_init;
reg [31:0] qinit;
reg qinit_we;
wire [15:0] qinit_e = {
  qinit[30], qinit[28], qinit[26], qinit[24],
  qinit[22], qinit[20], qinit[18], qinit[16],
  qinit(14), qinit(12), qinit(10), qinit(8),
  qinit[ 6], qinit[ 4], qinit[ 2], qinit[ 0] };
wire [15:0] qinit_o = {
  qinit[31], qinit[29], qinit[27], qinit[25],
  qinit[23], qinit[21], qinit[19], qinit[17],
  qinit(15), qinit(13), qinit(11), qinit(9),
  qinit( 7), qinit( 5), qinit( 3), qinit( 1) };
always @(qinit state or raddr) begin
  case (qinit_state)
    0: begin
      raddr_init <= 9'h03e;
      qinit_we <= 0;
      qinit <= { `LVREG_CONFIG, 28'b0 };
    end
    1: begin
      raddr init <= 9'h03e;
      qinit_we <= 1;
qinit <= { LVREG_CONFIG, 28'b0 };</pre>
    end
    2: begin
      raddr_init <= 9'h03f;
      qinit we <= 1;
      qinit <= 32'h0000bb70;
    end
    3: begin
      raddr_init <= raddr;</pre>
      ginit_we <= 0;</pre>
      qinit <= 32'h0000bb70;
    end
  endcase
end
always @(posedge rclk or posedge reset) begin
  if (reset) begin
    qinit_state <= 2'b00;
  end
  else begin
   if ( qinit_state != 2'b11 ) qinit_state <= qinit_state + 1;</pre>
end
RAMB4_S8_S16 ram_e0(
  .CLKB( wclk ), .WEB( we ), .ENB( 1'b1 ), .RSTB( 1'b0 ),
  .ADDRB( waddr ), .DIB( { de[23:16], de[7:0] } ), .DOB( ),
  .CLKA( rclk ), .WEA( qinit_we ), .ENA( 1'bl ), .RSTA( 1'b0 ),
  .ADDRA( raddr_init ), .DIA( qinit_e[7:0] ), .DOA( qe[7:0] )
RAMB4 S8 S16 ram e1(
  .CLKB( wclk ), .WEB( we ), .ENB( 1'b1 ), .RSTB( 1'b0 ),
  .ADDRB( waddr ), .DIB( { de[31:24], de[15:8] } ), .DOB( ),
  .CLKA( rclk ), .WEA( qinit_we ), .ENA( 1'b1 ), .RSTA( 1'b0 )
  .ADDRA( raddr_init ), .DIA( qinit_e[15:8] ), .DOA( qe[15:8] )
RAMB4_S8_S16 ram_o0(
  .CLKB(wclk), .WEB(we), .ENB(l'bl), .RSTB(l'b0),
  .ADDRB( waddr ), .DIB( { do[23:16], do[7:0] } ), .DOB( ),
  .CLKA( rclk ), .WEA( qinit_we ), .ENA( 1'b1 ), .RSTA( 1'b0 ),
  .ADDRA( raddr_init ), .DIA( qinit_o[7:0] ), .DOA( qo[7:0] )
```

2006-09-07 03:20:46 (GMT)

```
· ); •
   RAMB4-58_S16 ram_o1(
      .CLKB( wclk ), .WEB( we ), .ENB( 1'bl ), .RSTB( 1'b0 ),
      .ADDRB( waddr ), .DIB( { do[31:24], do[15:8] } ), .DOB(),
      .CLKA( rclk ), .WEA( qinit_we ), .ENA( 1'b1 ), .RSTA( 1'b0 )
      .ADDRA( raddr_init ), .DIA( qinit_o[15:8] ), .DOA( qo[15:8] )
   wire [31:0] q = {
     qo(15), qe(15), qo(14), qe(14),
qo(13), qe(13), qo(12), qe(12),
qo(11), qe(11), qo(10), qe(10),
     qo[9], qe[9], qo[8], qe[8],
     qo[7], qe[7], qo[6], qe[6],
     qo[5], qe[5], qo[4], qe[4],
qo[3], qe[3], qo[2], qe[2],
     qo[1], qe[1], qo[0], qe[0]
   };
   endmodule
   // lv flag buf
   // stores flags associated with each row in the queue.
   // currently there are 8 bits of flags; these represent:
       7: double-buffer bank
       6-5: selects delay until next write
   11
       4: invert data
        3-2: bias to take effect upon *this* write
        1-0: led state to take effect upon *this* write
   // also keeps track of flags indicating which rows in the
   // lv queue are valid.
   //
   module lv_flag_buf (
     reset, wclk,
     we, waddr, d,
     rclk, raddr, q
   input reset;
   input wclk;
   input we;
   input [3:0] waddr;
   input [7:0] d;
   input rclk;
   input [3:0] raddr;
   output [7:0] q;
   wire [7:0] g1;
   // dual-port RAM to hold flags
   prim raml6x1d flag0(
     .wclk( wclk ), .we( we ), .a( waddr ),
     .d(d[0]), .spo(),
     .dpra( raddr ), .dpo( q1[0] )
   ):
   prim_ram16x1d flag1(
     .wclk( wclk ), .we( we ), .a( waddr ),
     .d( d[1] ), .spo(),
     .dpra( raddr ), .dpo( q1[1] )
   prim_ram16x1d flag2(
```

```
.wclk( wclk ), .we( we ), .a( waddr ), .d( d[2] ), .spo( ), .dpo( q1[2] )
prim raml6xld flag3(
  .wclk( wclk ), .we( we ), .a( waddr ),
  .d(d[3]), .spo(),
  .dpra( raddr ), .dpo( q1[3] )
prim_ram16x1d flag4(
  .wclk( wclk ), .we( we ), .a( waddr ),
  .d(d[4]), .spo(),
  .dpra( raddr ), .dpo( q1[4] )
prim_ram16x1d flag5(
  .wclk( wclk ), .we( we ), .a( waddr ),
  .d(d[5]), .spo(),
  .dpra( raddr ), .dpo( q1[5] )
prim raml6xld flag6(
  .wclk( wclk ), .we( we ), .a( waddr ),
  .d(d[6]), .spo(),
  .dpra( raddr ), .dpo( q1[6] )
prim_ram16x1d flag7(
  .wclk( wclk ), .we( we ), .a( waddr ),
  .d(d[7]), .spo(),
  .dpra( raddr ), .dpo( q1[7] )
reg [7:0] q;
always @(posedge rclk or posedge reset) begin
  if (reset) begin
   q \ll 0;
  end
  else begin
    q \leftarrow q1;
  end
end
```

endmodule

No. 676

Name: Peter Richards

Log No.: PR-0004

Start Date: Sep. / 1999

End Date (or Date Filed): 9 / 24 / 2002

Notes

PETER RICHARDS
408 970 8881 213
pate @ reflectivity.com

Excellent for:	Good for:

Received for filing on 9/24, 2002

Ridall Balton

Linda A. Bolton Executive Assistant

Product Features & Benefits:

oids léger 'eso liviano '4 GSM) Texture moyenne Textura mediana

e Récyclé Reciclad

ilė Sa lado Sii

Sans acide Sin acido



ght Weigh iconomical iketching



Medium Surface Texture Good for blending and





Recycled
100% Recycled
Paper Fiber, 20%
Post Consumer
Weste, Helps
save our




Acid Free Resists yellowing and aging. No chlorine used in manufacture.

SKETCHED CARNET A CROOLIS CUADERNO PARA BOSQUEIOS







This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.